PCB Technical Capabilities
A practical guide to our PCB manufacturing capabilities, tolerances, materials, and processes. Use it to qualify Exception PCB as a supplier, review design requirements, and prepare projects for manufacture.

Engineering-led copper via fill manufacturing from our UK facility, supporting HDI constructions, via-in-pad designs, and thermally demanding multilayer PCBs.
Copper via fill uses controlled electrolytic plating to deposit copper uniformly within blind, buried, and through-hole via structures, supporting HDI constructions, via-in-pad configurations, and thermally demanding multilayer designs. Exception PCB manufactures copper-filled via structures using tightly controlled plating chemistry, current distribution, and process monitoring to ensure complete fill, consistent conductivity, and structural integrity.
Our engineers review via geometry, stack-up structure, and plating parameters before production begins, ensuring each specification is achievable within stable manufacturing limits. For designs incorporating stacked microvias, high-power components, or fine-pitch assembly requirements, early engineering engagement helps align the via strategy with both design intent and long-term reliability.
Find answers on via types supported, plating tolerances, fill consistency, and compatibility with your stack-up design.
The following capability ranges summarise the copper via filling technology available within Exception PCB’s manufacturing environment.
| CAPABILITY | TYPICAL CAPABILITY |
|---|---|
| Via structures supported | Blind, buried and through-hole vias |
| Minimum laser microvia diameter | 75 µm |
| Minimum mechanical drill diameter | 0.10 mm |
| Maximum via aspect ratio | Up to 10:1 |
| Microvia aspect ratio | Up to 1:1 |
| Via-in-pad support | Supported for HDI, fine-pitch assembly and thermal management |
| Inspection and validation | Microsection analysis and verification |
| Reliability validation | Interconnect Stress Testing (IST) available |
| Electrical testing | 100% electrical test |
| Board Thickness | 0.5mm - 3.2mm |
These capabilities allow Exception PCB to manufacture copper-filled via structures that are critical for stacked laser vias, high-density routing, and thermally demanding multilayer PCB designs while maintaining strong electrical and mechanical integrity.
Engineering review is used to confirm that via geometry, stack-up, and plating parameters remain within stable manufacturing limits for the intended application.
READY TO DISCUSS YOUR VIA FILL REQUIREMENTS?
Our engineers can review your via geometry, stack-up structure, and copper fill specification to confirm manufacturability and support your design into production.
Copper via filling supports a range of via structures used in advanced PCB constructions.

Blind vias connect outer layers to internal layers and are commonly used in HDI structures. Copper filling creates a planar surface that supports via-in-pad assembly and sequential lamination structures.
Precise plating control ensures the via fills completely while maintaining surface flatness required for fine-pitch component assembly.

Buried vias are located between internal layers and are filled prior to the final lamination stages. Filling buried vias supports higher routing density by freeing outer layer space while maintaining reliable electrical connectivity within the stack.

Through-hole vias can also be filled with copper to support several design objectives including:
Copper filling strengthens the via structure and improves electrical and thermal conductivity through the PCB.

Achieving reliable copper via fill requires precise control of plating chemistry and electrical parameters.
Exception PCB uses electrolytic copper plating systems designed to promote controlled deposition within the via barrel while limiting excess copper growth on the surface.
Modern plating chemistries include tailored additive systems that control copper growth behaviour within the via structure. These additives regulate deposition rates, helping ensure uniform fill and minimising void formation.

Copper via filling enables planar surfaces required for via-in-pad PCB designs. These structures are commonly used beneath fine-pitch BGAs and high-density component footprints.
By fully filling the via and controlling copper growth, Exception PCB ensures that the finished surface remains flat and suitable for reliable solder joint formation.
Planar via structures also support sequential lamination processes used in advanced HDI designs.

Copper-filled vias significantly improve heat dissipation within multilayer PCB designs. Filled vias act as thermal conduits, allowing heat generated by power devices to spread into copper planes and adjacent layers.
Dense arrays of filled vias are commonly used beneath high-power components to reduce thermal resistance and improve system reliability.
Compared with resin-filled structures, copper-filled vias provide superior thermal conductivity and improved mechanical stability during thermal cycling.
From an electrical perspective, copper-filled vias provide low-resistance interconnections that support high-speed and RF signal performance.
Copper vias can also be used strategically to control electromagnetic behaviour in high-frequency circuit designs.
Via shielding techniques, often referred to as via fencing or via stitching, use rows of grounded vias placed adjacent to sensitive signal traces or RF transmission structures.
THESE GROUNDED VIA STRUCTURES:
Via shielding is widely used in RF and high-speed designs where signal integrity and electromagnetic compatibility are critical.
Copper via filling processes at Exception PCB are validated through routine inspection and reliability testing.
VERIFICATION METHODS INCLUDE:
Copper-filled via structures produced at Exception PCB have also been evaluated using Interconnect Stress Testing (IST) to confirm reliability under repeated thermal cycling conditions.
These tests verify that the copper interconnect maintains electrical continuity and structural stability during thermal stress.
Exception PCB can support IST testing to aid customer qualification and reliability verification where required.

Microsection cross-section of copper-filled through-hole vias. Consistent fill uniformity across the array confirms plating integrity and process control.
Copper via filling is specified where via structures need to contribute to electrical performance, thermal management, or structural integrity, rather than simply providing layer-to-layer connection.
5G INFRASTRUCTURE
High-density line cards and RF front-end modules use copper-filled vias to support via-in-pad designs under fine-pitch components, eliminating solder wicking and improving assembly yields. Thermal management through the via stack is also critical in boards carrying significant power dissipation.
AEROSPACE & SPACE ELECTRONICS
Avionics and space hardware requires via structures that remain mechanically and electrically stable across wide thermal cycling ranges. Copper fill eliminates the void that an unfilled via leaves, reducing the risk of barrel cracking and maintaining interconnection integrity over long service lives.
AUTOMOTIVE & POWER ELECTRONICS
Power modules and motor drive electronics generate significant heat that must be conducted through the PCB. Copper-filled vias provide a thermal path from component pads to internal copper planes, supporting junction temperature management in high-current designs.
HIGH-SPEED COMPUTING
Processors, FPGAs, and memory interfaces operating at multi-gigabit speeds place high demands on signal integrity. HDI construction reduces stub lengths, supports back-drilling where required, and allows differential pairs to be routed with the consistency these data rates demand.
Copper via filling is often integrated within complex multilayer and HDI PCB designs. Early engagement with the manufacturing team helps ensure via structures are compatible with the overall stack-up design.
This collaboration helps ensure copper via filling supports both electrical performance and long-term reliability.
EXCEPTION PCB ENGINEERS REGULARLY SUPPORT DESIGN TEAMS BY REVIEWING:
TALK TO OUR ENGINEERS
If your design uses HDI, stacked microvias, or high-power components, our engineers can review the via structure and manufacturing approach.
Below we have answered the questions our engineers are asked most often. If yours isn't covered, get in touch with the team directly.
Copper-filled vias and resin-filled vias serve different purposes in PCB design.
Copper-filled vias are electroplated until the via barrel is completely filled with copper. This creates a highly conductive interconnection that also acts as an effective thermal pathway through the PCB structure.
Resin-filled vias are typically filled with non-conductive epoxy before being plated over. These structures are often used to support planarity for via-in-pad designs or to prevent solder wicking during assembly.
COPPER-FILLED VIAS GENERALLY PROVIDE:
Resin-filled structures are typically used where planarity is required but thermal performance is less critical.
Via-in-pad designs place vias directly within component pads, often beneath BGAs or fine-pitch packages. These vias must be fully filled and planar to ensure reliable solder joint formation during assembly.
COPPER VIA FILLING SUPPORTS VIA-IN-PAD STRUCTURES BECAUSE IT PROVIDES:
Fully copper-filled vias are commonly used in HDI PCB designs where space constraints require efficient vertical interconnections.
Modern copper via filling processes can support high aspect ratio vias when plating chemistry and current distribution are carefully controlled. Exception PCB’s advanced plating techniques are used to improve copper deposition uniformity within deeper vias.
The maximum aspect ratio we can achieve for mechanical vias is 10:1. For laser vias it’s 1:1. Our process engineering team are constantly working to further improve these capabilities.
At Exception PCB, via filling capability supports both microvias used in HDI constructions and larger through-hole vias used for thermal and structural reinforcement.
Engineering review is typically performed to confirm that via geometry remains within a stable manufacturing process window.
Copper-filled vias are highly reliable when manufactured using controlled plating processes and appropriate stack-up design.
Because the via structure is filled with copper rather than epoxy, the filled structure provides:
Copper-filled via structures produced at Exception PCB have been evaluated through interconnect stress testing (IST) to verify reliability under thermal stress conditions.
Copper-filled vias are typically used when the PCB design requires:
They are particularly common in designs used for telecommunications infrastructure, aerospace electronics, automotive power systems, and other high-performance electronic applications.
Explore guides and references covering PCB construction types, via structures, and the full range of capabilities available at Exception PCB.
Explore related technologies that complement copper-filled vias, supporting HDI routing, via-in-pad structures, thermal performance and advanced multilayer construction.